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ABSTRACT 
In this paper we discuss circuits comprised of multiple 
differential pairs driven in parallel. We show that high 
linearit y and linear with bias currert tunability are in- 
trinsic properties of an y equidistant-offset multi-pair 
circuit. We argue that these tw o properties could po- 
ten tially allav us to  implement designs of analog filters, 
multipliers and other circuits that are (in first-order) 
technology independent. Simulations results are pro- 
vided in support of presented simple intuitiv e explana- 
tion. 
1. INTRODUCTION 
Architectures using parallel combination of differential 
pairs, where each pair has suitably chosen offset volt- 
age! havebeen studied and used extensively (see [l] 
and its many references). Due to the fact that bipolar 
transistor and for that reason bipolar differential pair 
have well-defined V - I  characteristics ( t m h  for the sec- 
ond one) most of the reported multi-pair structures are 
bipolar. Those, often called "multi-tanh" circuits [l], 
[2], ha ve been used for syihesis of trigonometric func- 
tions [3], [4] and design of amplifiers with gain inversely 
proportional to control signal [5 ] .  Multi-tanh circuits 
have also be used to  implement con tinuous-time filters 
[6] and analog multipliers [7]. The properties that make 
multi-tarih circuits useful in filtering and analog multi- 
plication applications are their line arityand line ar tun- 
ing capability (transconductance proportional to  bias 
current). 
The aim of this paper is to show that linear (with re- 
t ............ ............ x vi, 
Figure 1: Differential Pair Circuit: (a) schematic; (b) 
v oltage-current and transconductance characteristics; 
2. FUNDAMENTAL PROPERTIES OF 
SIMPLE DIFFERENTIAL P AIRS 
In this section we will identify those diff.-pair properties 
that are fundamental for the operation of a multi-pair 
equidistant-offset circuit. 
In Fig. l (a)  a differential-pair circuit is shown. The 
reason for depicting the used devices as "boxes" is to 
emphasized the fact that no assumptions about the 
used technology (bipolar or MOS) will be made. We 
will however assume that the tw odevices comprising 
the diff. pair are identical, i.e. perfectly matched. Un- 
der this condition the incremental transconductance of 
the diff.-pair circuit: 
is symmetric function of Kn. The shape of the gm 
curve strongly depends on voltage-current character- 
istics of the used devices. The ar.ea ,under the curve, 
spect to bias current) tuning is property of any equidistant- however; is completely independent of the device char- 
offset multi-pair transconductor and & only of those acteristics. This area equals the absolute change of 
implemented in bipolar technology. The importance of I l ,2 ;  which, as depicted in Fig. 1, is the tail current 10. 
the above stated fact is that  multi-pair based circuits Thus, 
can be migrated from one technology to another with- 
out significant change in their operation. (2) 
g m d p ( x ) d z  = 10 
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Figure 2: Conceptual Schematic of Multi-pair 
Equidistant-offset Circuit. 
The symmetry of the gmdp characteristic and the con- 
stancy of the area under the g m d ,  curv eare the tw o 
properties we will base our further discussion upon. 
3. PROPERTIES OF 
ARCHITECTURES 
EQUIDISTANT-OFFSET MULTI-PAIR 
The conceptual schematic of a multi-pair structure hav- 
ing equidistant offsets is shown in Fig. 2. The structure 
consists of many identical differential pairs, each having 
w ell-defined offset Poltage. The pair in the middle does 
not have an offset while all others do. As we move off 
the central pair the offset increases progressively taking 
values &A, f 2 A ,  etc. 
T osimplify the discussion w ewill first consider a 
hypothetical multi-pair circuit consisting of infinitely 
many differential pairs. 
3.1. The infinite-pair case 
As sho wnin Fig. 3(a) the transconductance function 
of an infinite-pair circuit is the sum of infinitely many 
iden tical A-spacedgmd, functions, i.e. 
00 
gmmdp(Kn) = g m d p ( K n  -k kA) (3) 
k=--00 
The transconductance is obviously even peIiodic func- 
tion of V,, (period of A). Thus, the resulting transcon- 
ductance function can be written in the form: 
03 
g?rLmdp(Kn) = C Q h C O S  ( 27rk- 2)  (4) 
h=O 
where all a h  coefficients ha ve dimensionsAIV. 
The above expression can also be written as follms: 
grnmdp(Kn) = aO[l + R(%n)] ( 5 )  
Here R(V,,) = Czl  %cos (27rk%) is a dimensionless 
quantity that averages to zero in one A period. Func- 
tion R(V,,) descIibes the variation of gmmdp.  For that 
Figure 3: T ransconductance of a multi-pair circuit 
(.9mmd,) having equidistant offset voltages : (a) .9m,d, 
as a sum of iden ticalA-spaced gmd, functions. (b) 
viewing gmmdp in a A region as ”sliced & owrlaid” 
gmd, function. 
reason we will call it ”the ripple” of g m m d p .  Because 
of the periodicity it suffice to consider the behavior of 
gmmd, only in the region &e, Upon such consider- 
ation, we find the following: the g m m d p  in theregion &e can be viewed (see Fig. 3(b)) as a result of slicing a 
single g m d ,  function into A-pieces and overlaying them 
on top of each other. Thus, the area under the grn,ndp 
curve in the region &e equals the total area under a 
single gmdp curve. 
03 A V  -
gmmdp(z)dz = g m d p ( z ) d z  = IO ( 6 )  s_ L 
Using equation (6) it is trivial to show that a0 is given 
by: 
(7) 
10 a0 = - 
A 
Thus, a0 depends only on the biasing (IO and A) and 
not on the V - I characteristic of the used transistors, 
i.e. the average (over one A period) transconductamce 
value is independent’ of technology.  The same result can 
be obtained in mathematically more rigorous w a;f.It 
can also be shown that the higher-order coefficients do 
depend on V - I characteristic of the used devices. 
Luckily, all those coefficients and as a result the ripple 
An excellent frame work for studying the relationship be- 
tw eengm,d, and gmd, results from the observation that gm,dp 
can be viewed as convolution of gmd, and an infinite tran OF A- 
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Figure 4: Qualitative depiction of the affect that tail 
current has on transconductance characteristic: (a) for 
BJT; (b) for MOS transistor; 
R(V,,) are also functions of A and diminish rapidly 
with its reduction. Thus; high linearity (small R(V,,)) 
can be achieved by proper selection of the offset volt- 
age. 
2 
Assume that A is selected such that R,,, = 
I is much smaller than 1, then me can write: 
(8)  
IO 
P m d p ( V z 7 J  25 a0 = - A 
This equation clearly sho ws that as a multi-pair cir- 
cuit is being linearized its effective transconductance 
becomes: 
1) linearly dependent on the bias current. 
2) insensitive to  the V - I  characteristics of the used 
activ e devices, i.e to  tehnology. 
The above equation also suggests that the transcon- 
ductance can be made nearly temperature, supply and 
process independent by making 10 and A temperature; 
supply and process independent. This task can be ac- 
complished in any tec hnology using standard band-gap- 
based bias techniques. 
3.2. The practical finite-pair case 
The transconductance of a multi-pair circuit employing 
finite number of differential pairs has three different 
regions: a middle region and tw oend regions. The 
middle region is the range of input voltages V,, for 
which the following holds: 
vi,++ 
.9mmd,(z)dz = Io ( 9 )  
Hence, in this region the operation and the proy- 
erties of the finite-pair circuit are identical to those of 
an infinite-pair one. Depending on the number of used 
pairs, selected technology and A such region may or 
may not exist. 
Figure 5: T ransconductance of 19-pair equidistant- 
offset MOS circuit (A = 9OrnV) and that of one of its 
diff. pairs for three different bias currents (simulation). 
The affect of having finite number of pairs is observed 
in the "end regions". There 
v. +a 
.Pmd,(z)dK < Io (10) J',:" v. -a 2 2  
and gmmdp has v alue that is smaller than the nominal 
(and desired) IofA. The end regions of a bipolar circuit 
do not change with Io while those of a MOS circuit grow 
with l o .  This difference is direct consequence of the fact 
that the spread of Q m d p  of a bipolar diff. pair does not 
change with Io (see Fig. 4 (a)) while the spread of the 
g m d ,  of a MOS diff. pair (as depicted in Fig. 4(b) and 
demonstrated in Fig. 5) increases with 10'. 
Fig. 5 simulation results are for 0.25pum CMOS pro- 
cess. Diff. pair transistors ha vel; = 0.32pm and 
W = l p m .  Ideal voltage sources mere used to  imple- 
ment desired As. 
As shown in Fig. 5 t1i.e increase of the end regions in 
MOS multi-pair circuits causes decrease of the available 
mid region. Nevertheless multi-pair MOS circuits can 
pro vide reasonable input linear range and a decade of 
linear-with-current tuning. 
Fig. 6 compares the transconductances of tw 019- 
pair CMOS circuits. Both circuits have the same A and 
Io. The used diff. pair transistors how everha vedif- 
feren t aspect ratios (032prriflprri and 0 . 3 2 p " m ) .  
Fig. 6 plots clearly demonstrate the fact that mid- 
~~~~ 
'in square-root fashion in strong inversion and linearly in the  
regime of mobility saturation. 
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Figure 6: TIanscoriductance of 19-pair hdOS ciIcuit and 
that of one of its diff. pairs for tw odifferent device 
widths (simulation). 
region transconductance is mainly determined b y bi- 
asing (e.g. A and Io) and it is little sensitive to V - I 
characteristics ofised devices. This suggests that no 
matter what technology is used Fig. 7 bias arrange- 
ment will deliver predictable and nearly constant (over 
temperature and process variation) transconductance. 
The last was verified (via simulation) during the de- 
sign of a decade-tunable (5 - 5 0 M H z )  GmfOTAfC 
CMOS filter. Experimental results are currently being 
collected. 
4. CONCLUSIONS 
We have shown that linearity and linear (with bias cur- 
rent) tuning are properties of any multi-pair equidistant- 
offset circuit and not only to those implemented in 
bipolar technologies. This property can potentially al- 
low us to  implement designs of analog filters, rnultipli- 
ers and other circuits that are (in first-order) technol- 
ogy independent. 
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